Statistical Module Level Area and Delay Estimation
نویسندگان
چکیده
منابع مشابه
Estimation of Power from Module-level Netlists
Existing power estimation tools work on gate-level netlists and cannot be readily adapted for module-level circuits. Flattening the module-level netlist to gate level for purposes of power estimation and subsequent application of a gate-level estimation algorithm are both cumbersome tasks, demanding excessive amounts of CPU time and memory. We present a Module-level Power Estimation tool called...
متن کاملHigh-Level Interconnect Delay and Power Estimation
It is now well admitted that interconnects introduce delays and consume power and chip resources. To deal with these problems, some studies have been done on performance optimization. However, as the results presented in this paper show, such techniques are not based on good criteria for interconnect performance optimizations. We have, therefore, developed a high-level estimation tool based on ...
متن کاملFast System–Level Area–Delay Curve Prediction
In this paper a unified approach of lower bound functional area and cycle budget estimations is presented to predict area–delay characteristics of designs at system level. The estimations are mainly based on relaxing precedence constraints in a behavioral design description and are the most accurate estimations reported to date.
متن کاملHigh Level Statistical Power Estimation
− In this paper, we propose a numerical power estimation technique for register transfer level. This technique allows to estimate the power dissipation of intellectual property (IP) components to their statistical knowledge of the primary inputs/outputs. During power estimation procedure, the sequence of an input stream is generated using input metrics and the numerical macromodel function is u...
متن کاملHigh Level Area and Current Estimation
Reducing the ever-growing leakage current is critical to high performance and power efficient designs. We present an in-depth study of high-level leakage modeling and reduction in the context of a full custom design environment. We propose a methodology to estimate the circuit area, minimum and maximum leakage current, and maximum power-up current, introduced by leakage reduction using sleep tr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1997
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1997/78238